

GPGPU Programming



Abhinav Bhatele, Daniel Nichols



Modern CPUs are designed to reduce latency

- High clock rate cores
- Complex instruction sets
- Not great with throughput





CPU Throughput Example: Vector Addition







CPU Throughput Example: Vector Addition

Modern CPUs are designed to reduce latency

- High clock rate cores
- Complex instruction sets
- Not great with throughput
 - CPUs can process data in parallel by a factor of cores and maybe vector instruction width







	Core
• CPU	L1 Cach
• few, fast cores	Core
• more hardware dedicated to control and	L1 Cach
caching	L2 C
• GPU	
 many, "slow" cores 	
 more hardware dedicated to compute 	
	< 77X





Image: <u>https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html</u>







Abhinav Bhatele, Daniel Nichols (CMSC828G)



GPU

CPUs vs GPUs: Some Numbers

- AMD Epyc 7742
 - 64 cores / 128 threads
 - 3.4 GHz boosted
- NVIDIA A I 00
 - 69 2 FP32 cores
 - 3456 FP64 cores
 - 6912 INT32/FP32 cores
 - I.4 GHz boosted







SAXPY Performance on CPU vs A100

2xAMD EPYC 7742(128 cores, 256 threads) and A100 SXM4 40GB



Image from https://developer.nvidia.com/blog/n-ways-to-saxpy-demonstrating-the-breadth-of-gpu-programming-options/

NVIDIA Hardware Terminology

- CUDA Core
 - Single sequential execution unit
- Streaming Multiprocessor (SM)
 - Collection of CUDA cores
 - Shared LI cache
 - Multiple "warp" schedulers per SM
- CUDA Capable Device / GPU
 - A collection of SMs + an L2 cache + DRAM





GPU

Example A100 SM

Μ								L1 Inst	ruct	ion Cad	:he											
L0 Instruction Cache									L0 Instruction Cache													
Warp Scheduler (32 thread/clk)									Warp Scheduler (32 thread/clk)													
Dispatch Unit (32 thread/clk)								Dispatch Unit (32 thread/clk)														
Register File (16,384 x 32-bit)							Register File (16,384 x 32-bit)															
INT32	INT32	FP32	FP32	FP	964					INT32	INT32	FP32	FP32	FP	P64							
INT32	INT32	FP32	FP32	FP	964					INT32	INT32	FP32	FP32	FF	P64							
INT32 I	INT32	FP32	FP32	FP	964					INT32	INT32	FP32	FP32	FF	P64							
INT32	INT32	FP32	FP32	FP	P64					INT32	INT32	FP32	FP32	FP	P64							
NT32	INT32	FP32	FP32	FP	964	TENSOR CORE				INT32	INT32	FP32	FP32	FP	2 64	TENSOR						
NT32	NT32	FP32	FP32	FP	964					INT32	INT32	EP32	FP32	FP	264							
INIT 3 2	INIT 3 2	ED32	ED32		64					INIT 3.2	INT 3.2	ED32	ED32	E	064							
NT22	NT 32	ED22	ED22		64					INT 32	INT22	ED32	ED22		64							
10132	1.0/	1.0/	FP52		'04 LD/		LD/				10132	PP32	FP32		04							
ST	ST	ST	ST	ST	ST	ST	ST	SFU		ST	ST	ST	ST	ST	ST	ST	ST					
			LOIr	ostruc	tion C	ache							L O Ir	ostruc	tion C	ache						
	_	Wa	rp Sch	edule	r (32 t	hread/	/clk)			-	_	Wa	rp Sch	edule	r (32 t	hread	/clk)	_				
Į		Di	spatch	n Unit	(32 th	read/c	:lk)			Dispatch Unit (32 thread/clk)												
		Reg	jister	File ('	16,384	4 x 32	-bit)					Reg	gister	File (16,384	4 x 32	-bit)					
INT32	INT32	FP32	FP32	FP	P64									INT32	INT32	FP32	FP32	FP	P64			
INT32	INT32	FP32	FP32	FP	P64					INT32	INT32	FP32	FP32	FF	P64							
INT32	INT32	FP32	FP32	FP	964					INT32	INT32	FP32	FP32	FP	P64							
INT32	INT32	FP32	FP32	FP	964		TENSOR CORE			INT32	INT32	FP32	FP32	FP	P64							
INT32	INT32	FP32	FP32	FP	964	TE			INT32	INT32	FP32	FP32	FF	P64	TE	NSO	R C					
INT32 I	INT32	FP32	FP32	FP	964					INT32	INT32	FP32	FP32	FF	P64							
INT32	INT32	FP32	FP32	FP	P64					INT32	INT32	FP32	FP32	FF	P64							
INT32	INT32	FP32	FP32	FP	964					INT32	INT32	FP32	FP32	FF	964							
LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU		LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST					
							192K	B L1 Data	Cach	ie / Sha	red M	emory	1									
		Tex					Тех	2	1			Тех					Тех	ĸ				



CUDA Software Abstractions

• CUDA

- Language used to program NVIDIA GPUs
- Software ecosystem of libraries, runtimes, compilers, drivers
- Thread
 - Sequential execution unit
- Block
 - A collection of concurrent threads
 - = 1024 threads
- Block Cluster
 - HI00 and later only
 - Groups of blocks within the grid
- Grid
 - A collection of blocks





Software to Hardware Mapping











Image: https://developer.nvidia.com/blog/cuda-refresher-cuda-programming-model/



Anatomy of a CUDA Kernel

global int i = threadIdx.x; y[i] = alpha * x[i] + y[i];

int main() {

• • •

saxpy<<<1, N>>>(x, y, alpha);



DEPARTMENT OF COMPUTER SCIENCE

Abhinav Bhatele, Daniel Nichols (CMSC828G)



void saxpy(float *x, float *y, float alpha) {

____global___ denotes a *kernel*. Called from CPU and run on GPU.

Anatomy of a CUDA Kernel

- global void saxpy(float *x, float *y, float alpha) { int i = threadIdx.x;
 - y[i] = alpha * x[i] + y[i];

int main() {

• • •

saxpy<<<1, N>>>(x, y, alpha);



Abhinav Bhatele, Daniel Nichols (CMSC828G)



Execution Configuration Syntax: <<< # of blocks, threads per block >>>

threadIdx is the thread index 0...N

Kernels Running on the Device Example

Compute saxpy with N = 4

saxpy <<<1, 4>>>(x, y, alpha);



Thread 0

int i = threadIdx.x;

y[i] = alpha * x[i] + y[i];

Thread 2

int i = threadIdx.x;

$$y[i] = alpha * x[i] + y[i];$$



Call the kernel with I block and 4 threads per block.

Thread I

```
int i = threadIdx.x;
```

```
y[i] = alpha * x[i] + y[i];
```

Thread 3

```
int i = threadIdx.x;
```

```
y[i] = alpha * x[i] + y[i];
```



Kernels Running on the Device Example

Compute saxpy with N = 4

saxpy<<<1, 4>>>(x, y, alpha);





Abhinav Bhatele, Daniel Nichols (CMSC828G)

Call the kernel with I block and 4 threads per block.

Thread I

int i = **1**;

```
y[i] = alpha * x[i] + y[i];
```

Thread 3

int i = 3;
y[i] = alpha*x[i] + y[i];



Possible Issues?

- global void saxpy(float *x, float *y, float alpha) { int i = threadIdx.x; y[i] = alpha * x[i] + y[i];
- int main() {

• • •

saxpy<<<1, N>>>(x, y, alpha);



⁹ DEPARTMENT OF COMPUTER SCIENCE



Multiple Blocks

int i = blockDim.x * blockIdx.x + threadIdx.x; if (i < N)y[i] = alpha * x[i] + y[i];

int main() {

• • • saxpy<<<< N/block size1, block size>>> (x, y, alpha);



• • •

Abhinav Bhatele, Daniel Nichols (CMSC828G)

global void saxpy(float *x, float *y, float alpha, size t N) {

Make sure we have enough threads for each element

Grid and Block Dimensions





Striding





Questions?



Matrix Multiply

- Standard matrix multiply
- How can we parallelize on a GPU?



Abhinav Bhatele, Daniel Nichols (CMSC828G)

) j++) P; k++) = A[i][k]*B[k][j];

Matrix Multiply

- All C_{ii} can be computed independently
- 2-D thread decomposition
- Thread (i, j) can compute C_{ii}
 - Dot product of A row i and B column j













- Poor data re-use
 - Every value of A and B is loaded from global memory
 - A is read N times
 - B is read M times
- How can we improve data re-use?





Shared Memory

- Local
 - thread only
- Shared
 - threads in a block
- Distributed Shared
 - blocks in a cluster
 - HI00 and later
- Global
 - all threads





Shared Memory

- ___shared__
 - denotes static memory shared between threads in a block
- _____syncthreads()
 - synchronizes threads in a block





Example: Reversing in a Block



5)

4

6)

(2)

3

vector in DRAM

copy to per block shared memory

____syncthreads()

copy back to DRAM in reversed order





Example: Sum





Example: Sum





Example: Sum





• How can we speed up matrix multiply with shared memory?





- Block computation
- Each block computes a submatrix of C
- Load re-used values of A and B into shared

memory





• Compute C=AB





- Compute C=AB
- Block (i,j) compute submatrix C_{ii}
 - Save A & B submatrices into shared memory





- Compute C=AB
- Block (i,j) compute submatrix C_{ii}
 - Save A & B submatrices into shared memory
 - Accumulate partial dot product into C





- Compute C=AB
- Block (i,j) compute submatrix C_{ii}
 - Save A & B submatrices into shared memory
 - Accumulate partial dot product into C





- Compute C=AB
- Block (i,j) compute submatrix C_{ii}
 - Save A & B submatrices into shared memory
 - Accumulate partial dot product into C





- Compute C=AB
- Block (i,j) compute submatrix C_{ii}
 - Save A & B submatrices into shared memory
 - Accumulate partial dot product into C
- A is read N / block size times
- B is read M / block size times
- Data reads from global memory are reduced by an order of the block size





Algorithm	Time (s)
Simple CPU	170.898
Simple GPU	I.997
Shared Memory	0.091
CuBLAS	0.017
/·/	

A, B are 2048x2048





Questions?





- CUDA kernels execute in streams
- Kernels in the same stream execute sequentially
- Kernels in separate streams can execute concurrently

cudaStream_t stream;

• • •

kernel<<<grid, block, 0, stream>>>(x, b);



Abhinav Bhatele, Daniel Nichols (CMSC828G)

More info https://developer.download.nvidia.com/CUDA/training/StreamsAndConcurrencyWebinar.pdf

Streams

Serial Model					
H2D Engine Kernel Engine		(D		
D2H Engine					_
Concurrent l	Model				
H2D Engine	1	2	3	4	
Kernel Engine		1	2	3	
D2H Engine			1	2	



Abhinav Bhatele, Daniel Nichols (CMSC828G)



Image from https://leimao.github.io/blog/CUDA-Stream/



GPU Performance Optimization

- Profiling
 - Nsight Systems: <u>https://developer.nvidia.com/nsight-systems</u>
- Common performance issues
 - Host \leftrightarrow Device memory copying
 - Memory, memory, memory
 - Register pressure
 - Warp divergence
 - Occupancy







UNIVERSITY OF MARYLAND