### Systems for Machine Learning (CMSC828G)

# **CMSC828G: Course Overview**




### Abhinav Bhatele, Daniel Nichols

# Instructors: Dr. Bhatele

- Ph.D. from the University of Illinois at Urbana-Champaign (midwest)
- Spent eight years at Lawrence Livermore National Laboratory (SF bay area)
- Sixth year at the University of Maryland
- Research areas:
  - High performance computing
  - Distributed Al





# Instructors: (soon-to-be Dr.) Nichols

- Originally from Philadelphia, PA
- 5th and final year PhD student
- Research:
  - The intersection of systems and ML
  - Code LLMs





# **Student introductions**

- Name
- PhD/MS/undergraduate student
  - Mention department if not in computer science
- Something interesting/unique about yourself
- (optional) Why this course?





# This course is

- Seminar course on recent advances in systems for machine learning (SysML)
- Qualifying course for MS/PhD: Computer Systems and Artificial Intelligence
- Work expected and grading:
  - Two to three programming assignments: 30%
  - Class participation:
    - Submit questions/discussion topics on assigned paper readings: 10%
    - Present an overview of one paper (in groups of two): 5%
  - Midterm exam: in class on April 10:30%
  - Final (group) project: 25%





# **Course topics**

- Introduction to high performance computing
- Introduction to deep learning (I week)
- Challenges in high performance DL (I weel
  - Profiling DL workloads
- Distributed training (1.5 weeks)
- On-node performance optimizations (I we
- ML optimizations for systems (1.5 weeks)
- Inference (I week)
- Data movement and I/O (2 weeks)



ng (2 weeks)	
k)	
ek)	

Abhinav Bhatele, Daniel Nichols (CMSC828G)

6

# **Tools we will use for the class**

- Syllabus, lecture slides, assignment/project descriptions on course website:
  - https://www.cs.umd.edu/class/spring2025/cmsc828g
- All student submissions will be on gradescope:
  - https://www.gradescope.com/courses/924314
- Discussions on Piazza:
  - https://piazza.com/umd/spring2025/cmsc828g
- If you want to contact the course staff outside of piazza, send an email to: cmsc828g@cs.umd.edu





# Zaratan accounts

- Zaratan is the UMD DIT cluster we'll use for the programming assignments
- You should receive an email when your account is ready for use
- Do NOT use the class allocation for research unrelated to the course
- Helpful resources:
  - https://hpcc.umd.edu/hpcc/help/usage.html
  - <u>https://missing.csail.mit.edu</u>
  - https://www.cs.umd.edu/~mmarsh/books/cmdline/cmdline.html
  - https://www.cs.umd.edu/~mmarsh/books/tools/tools.html






# **Programming assignments**

### You can write and debug most of your assignment locally

- If you have access to GPUs, you do not need to start on zaratan
- On zaratan:
  - vim, emacs
  - Do not use VSCode to ssh into zaratan
- Eventually, you should ensure that your code runs correctly on zaratan








## **Excused** absence

Any student who needs to be excused for an absence from a single lecture, due to a medically necessitated absence shall make a reasonable attempt to inform the instructor of his/her illness prior to the class. Upon returning to the class, present the instructor with a self-signed note attesting to the date of their illness. Each note must contain an acknowledgment by the student that the information provided is true and correct. Providing false information to University officials is prohibited under Part 9(i) of the Code of Student Conduct (V-1.00(B) University of Maryland Code of Student Conduct) and may result in disciplinary action.

Self-documentation may not be used for Major Scheduled Grading Events (midterm exam, project presentation) and it may only be used for one class meeting during the semester. Any student who needs to be excused for a prolonged absence (two or more consecutive class meetings), or for a Major Scheduled Grading Event, must provide written documentation of the illness from the Health Center or from an outside health care provider. This documentation must verify dates of treatment and indicate the timeframe that the student was unable to meet academic responsibilities. In addition, it must contain the name and phone number of the medical service provider to be used if verification is needed. No diagnostic information will ever be requested.





# Use of LLMs

Al assistance (ChatGPT, Copilot, DALL-E, etc.) is not permitted for coding, writing, editing, or any other part of the class participation tasks and programming assignments. Even though we expect you will use these tools in the future, this approach will help you build a solid understanding of the subject matter, which will benefit your future career.


You can use AI tools such as ChatGPT as you would use Google for research. However, you cannot generate your solutions using ChatGPT. You must demonstrate independent thought and effort. If you use any AI tools for anything class related, you must mention that in your answer/report. Please note that LLMs provide unreliable information, regardless of how convincingly they do so. If you are going to use an LLM as a research tool in your submission, you must ensure that the information is correct and addresses the actual question asked.



## The evolution of HPC systems and rise of a new revolution in Al

- In the last two decades, an enormous amount of compute power has become available
- Large datasets and open source software such as PyTorch have also emerged
- Led to a frenzy in the world of Al and the effects are being felt in almost every other domain






## The evolution of HPC systems and rise of a new revolution in Al

- In the last two decades, an enormous amount of compute power has become available
- Large datasets and open source software such as PyTorch have also emerged
- Led to a frenzy in the world of Al and the effects are being felt in almost every other domain







## The evolution of HPC systems and rise of a new revolution in Al

- In the last two decades, an enormous amount of compute power has become available
- Large datasets and open source software such as PyTorch have also emerged
- Led to a frenzy in the world of Al and the effects are being felt in almost every other domain





# A timeline of evolution of LLMs





Abhinav Bhatele, Daniel Nichols (CMSC828G)

https://www.ml6.eu/resources/large-language-models





# **Computer systems and ML**

- Architecture: GPUs, TPUs, ...
- Memory management and optimization
- Storage: File input/output
- Performance engineering and optimization: compute kernels



Abhinav Bhatele, Daniel Nichols (CMSC828G)

### • Networks: communication on data center networks, cloud servers, HPC systems



# Parallel computing and ML

- Large models do not fit on a single GPU
- Training: with a large amount of data, it can take too long on a single GPU
- Inference: large models and/or serving a large number of users can require multiple **GPUs**



Abhinav Bhatele, Daniel Nichols (CMSC828G)

15

# Do we really need parallel resources?

- The largest model you can run on an H100 96 GB GPU is around 3.5-4 billion parameters
- On a single node (with four H100 GPUs): around ~16 billion parameters model
- Increase in size of neural networks  $10^{12}$ Vumber of parameters 10<sup>10</sup> 10<sup>9</sup> 10<sup>8</sup> 1.8 trillion parameters 1010 10<sup>9</sup> GPT-2 400 billion parameter 10<sup>8</sup> Bert-large **GNM** VGG-16 Ζ AlexNet 10<sup>7</sup> 2012 2014 2016 2018 2019 2020 2021 Year
- Training a 16B parameter would take 33 years! • OpenAl's GPT 4.0 is estimated to have Meta's Llama-3.1-405B has more than





# **Terms and definitions**

- Model training: process of adjusting a model's parameters using input data (and correct output) to accurately predict the output for unseen data
- Inference: using a trained model to make predictions for new inputs
- Fine-tuning: starting with a pre-trained model and adapt it to a specific task







## Large supercomputers

### Top500 list: https://top500.org/lists/top500/2024/06/

Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)
1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE DOE/SC/Oak Ridge National Laboratory United States	8,699,904	1,206.00	1,714.81
2	Aurora - HPE Cray EX - Intel Exascale Compute Blade, Xeon CPU Max 9470 52C 2.4GHz, Intel Data Center GPU Max, Slingshot-11, Intel DOE/SC/Argonne National Laboratory United States	9,264,128	1,012.00	1,980.01
3	Eagle - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100, NVIDIA Infiniband NDR, Microsoft Azure Microsoft Azure United States	2,073,600	561.20	846.84
4	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442.01	537.21
5	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE EuroHPC/CSC Finland	2,752,704	379.70	531.51



Abhinav Bhatele, Daniel Nichols (CMSC828G)




18

https://www.olcf.ornl.gov/frontier

# Architecture of a parallel cluster

### • A set of nodes or processing elements connected by a network.





https://computing.llnl.gov/tutorials/parallel\_comp




Abhinav Bhatele, Daniel Nichols (CMSC828G)

### ETWORK



## Interconnection networks

- Used in the past: torus, hypercube








# I/O sub-system / Parallel file system

- Home directories and scratch space on clusters are typically on a parallel file system
- Compute nodes do not have local disks
- Parallel filesystem is mounted on all login and compute nodes







## **Rackmount servers**










## **Rackmount servers**








### **Rackmount server motherboard**




https://www.anandtech.com/show/15924/chenbro-announces-rb13804-dual-socket-1u-xeon-4-bay-hpc-barebones-server https://www.anandtech.com/show/7003/the-haswell-review-intel-core-i74770k-i54560k-tested





## **Rackmount server motherboard**



https://www.anandtech.com/show/15924/chenbro-announces-rb13804-dual-socket-1u-xeon-4-bay-hpc-barebones-server



Abhinav Bhatele, Daniel Nichols (CMSC828G)

https://www.anandtech.com/show/7003/the-haswell-review-intel-core-i74770k-i54560k-tested





# GPGPUs


- Originally developed to handle computation related to graphics processing
- Also found to be useful for scientific computing and Al
- Hence the name: General Purpose Graphics Processing Unit





# **GPGPU Hardware**


- Higher instruction throughput
- Hide memory access latencies with computation






Abhinav Bhatele (CMSC416 / CMSC616)

25














### SM

							L1 Instru		he							
		LO	Instr	ructior	Cach	•				LO	Instruct	tion C	ache			
		Warp S	ched	uler (3	2 threa	d/clk)				Warp Sc	heduler	r (32 ti	hread	/clk)		
		Dispat	tch U	nit (32	thread	/clk)				Dispate	ch Unit (	(32 th	read/o	clk)		
		Registe	er File	e (16,:	384 x 3	32-bit)				Register	r File (1	16,384	4 x 32	?-bit)		
INT32	FP32		L	FP64				INT32			FP6					
INT32 INT32	FP32 FP32			FP64 FP64	_			INT32			FP6 FP6					
INT32	FP32			FP64				INT32			FP6					
INT32	FP32			FP64				INT32			FP6					
INT32 INT32	FP32 FP32			FP64 FP64				INT32 INT32			FP6 FP6	-				
INT32	FP32			FP64 FP64	Т	ENSO	RCORE	INT32			FP6		TE	INSO	R CO	RE
INT32	FP32	FP32		FP64			ERATION	INT32	FP32	2 FP32	FP6	4			ERAT	
INT32	FP32			FP64				INT32			FP6					
INT32 INT32	FP32 FP32			FP64 FP64				INT32			FP6 FP6					
INT32	FP32			FP64				INT32			FP6					
INT32	FP32			FP64				INT32			FP6	-				
INT32	FP32			FP64	_			INT32			FP6					
INT32	FP32			FP64		1.00					FP6		1.01	1.01		
LD/ ST		LD/ LD ST ST		D/LLC ST S		LD/ ST	SFU	LD/ ST	LD/ ST	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SF	1.1
																U
																0
		LO	Instr	ructior	Cach	•				L0 I	Instruct	tion C	ache			U
		L0 Warp S								L0   Warp Sc				/clk)		
			ched	uler (3	2 threa	d/clk)				Warp Sc		r (32 ti	hread			
		Warp S	chedi tch Ui	uler (3 nit (32	2 threa thread	d/clk) I/clk)				Warp Sc	heduler ch Unit (	r (32 ti (32 th	hread read/o	clk)		
INT32	FP32	Warp S Dispat Registe	chedi tch Ui er File	uler (3 nit (32	2 threa thread	d/clk) I/clk)			FP32	Warp Sc Dispate Register	heduler ch Unit (	r (32 th (32 th 16,384	hread read/o	clk)		
INT32	FP32 FP32	Warp S Dispat Registe FP32 FP32	chedu tch Ui er File	uler (3 nit (32 e ( <b>16</b> ,: FP64 FP64	2 threa thread	d/clk) I/clk)		INT32	FP32	Warp Sc Dispate Register 2 FP32 2 FP32	heduler ch Unit ( r File (1 FP6 FP6	r (32 th (32 th 16,384 4	hread read/o	clk)		
INT32 INT32	FP32 FP32 FP32	Warp S Dispat Registe FP32 FP32 FP32	chedi tch Ui er File	uler (3 nit (32 e (16,: FP64 FP64 FP64	2 threa thread	d/clk) I/clk)		INT32 INT32	FP32 FP32	Warp Sc Dispato Register 2 FP32 2 FP32 2 FP32	heduler ch Unit ( r File (1 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4	hread read/o	clk)		
INT32	FP32 FP32	Warp S Dispat Registe FP32 FP32 FP32 FP32	chedi tch Ui er File	uler (3 nit (32 e ( <b>16</b> ,: FP64 FP64	2 threa thread	d/clk) I/clk)		INT32	FP32 FP32 FP32	Warp Sc Dispate Register 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32	heduler ch Unit ( r File (1 FP6 FP6	r (32 th (32 th) 16,384 14 14 14	hread read/o	clk)		
INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat Registe FP32 FP32 FP32 FP32 FP32 FP32	chedi tch Ui er File	uler (3 nit (32 e (16,3 FP64 FP64 FP64 FP64 FP64 FP64	2 threa thread	d/clk) I/clk)		INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32	Warp Sc Dispato Register 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32	heduler h Unit ( FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4	hread read/o	clk)		
INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	chedi tch Ui er File	uler (3 nit (32 e (16,: FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3	d/clk) /clk) 32-bit)		INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc Dispate Register 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32 2 FP32	heduler h Unit ( FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4 4	hread read/c 4 x 32	elk) ?-bit)	P CO	
INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	chedi tch Ui er File	uler (3 nit (32 e (16,3 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3	d/clk) /clk) 32-bit) ENSC		INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc Dispato Register 2 FP32 2 FP32	heduler h Unit ( FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4	hread read/d 4 x 32	elk) 2-bit)	R CO	RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat Registe FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	chedi tch Ui er File	uler (3 nit (32 e (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3	d/clk) /clk) 32-bit) ENSC		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc Dispato Register 2 FP32 2 FP32	heduler h Unit ( FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread read/d 4 x 32	elk) 2-bit)	R CO ERAT	RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat	chedi tch Ui er File	uler (3 nit (32 e (16,: FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3	d/clk) /clk) 32-bit) ENSC		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc Dispate Register 2 FP32 2 FP32	heduler h Unit ( FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread read/d 4 x 32	elk) 2-bit)		RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat	chedi tch Ui er File	uler (3 nit (32 e (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3	d/clk) /clk) 32-bit) ENSC		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc Dispato Register 2 FP32 2 FP32	heduler h Unit ( FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread read/d 4 x 32	elk) 2-bit)		RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat	chedi tch Ui er File	uler (3 nit (32 e (16,: FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3	d/clk) /clk) 32-bit) ENSC		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc Dispate Register 2 FP32 2 FP32	heduler h Unit ( FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread read/d 4 x 32	elk) 2-bit)		RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat		uler (3 nit (32 e (16, FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3	d/clk) /clk) 32-bit) ENSC		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc Dispate Register 2 FP32 2 FP32	heduler h Unit ( FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread read/d 4 x 32	elk) 2-bit)		RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat		uler (3 nit (32 e (16, FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 threa thread 384 x 3	d/clk) /elk) 32-bit) 'ENSC		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc Dispate Register 2 FP32 2 FP32	heduler h Unit File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/c tead/c t x 32	elk) 2-bit) ENSO GENI		RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat		uler (3 nit (32 e (16, FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3 4 <sup>t</sup>	d/clk) /elk) 2-bit) 2-bit)		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc Dispate Register 2 FP32 2 FP32	heduler h Unit ( FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread read/d 4 x 32	elk) 2-bit)		RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat		uler (3 nit (32 e (16, FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3 4 4 4	d/clk) /elk) 32-bit) 'ENSC 'GEN	ERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc   Dispate   Register   2 FP32   2 FP32	heduler h Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/c tead/c t x 32	ENSO GENI	ERAT	RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat		uler (3 nit (32 e (16, FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3 4 4 4 7 8 8 4	d/clk) /clk) 2-bit) 2-bit) 'GEN 'GEN	SFU	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc   Dispate   Register   2 FP32   2 FP32	heduler h Unit File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) (32 th) (32 th) (34 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/c tead/c t x 32	ENSO GENI	ERAT	RE
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp S Dispat		uler (3 nit (32 e (16, FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	2 thread thread 384 x 3 4 4 4 7 4	d/clk) /clk) 2-bit) 2-bit) 'GEN 'GEN	ERATION SFU Or Memo Data Ca	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Warp Sc   Dispate   Register   2 FP32   2 FP32	heduler h Unit File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	r (32 th (32 th) (32 th) (32 th) (34 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/c tead/c t x 32	ENSO GENI	ERAT	REION




# **Terms and definitions**

- Model: an overloaded term
- Network architecture: also an overloaded term
- Weights / parameters: floating point numbers that represent the model
  - Used to denote the size of the model







# **Terms and definitions**

- Language model: trained on natural language data for natural language tasks
  - LLMs, Transformer models
- Image model: trained on image data for tasks dealing with images
  - CNNs,ViTs, diffusion models
- Graph neural networks: trained on graph data







# Group project









# UNIVERSITY OF MARYLAND