Clarification on problem Homework #7, problem 3

In part A, the "fetch cycle" should be "fetch and decode" (i.e. at the send of clock pulse T2).