# CS:APP Chapter 4 Computer Architecture Instruction Set Architecture

## **Randal E. Bryant**

## **Carnegie Mellon University**

http://csapp.cs.cmu.edu

CS:APP


# **Instruction Set Architecture**

### **Assembly Language View**

- Processor state
  - Registers, memory, ...
- Instructions
  - addl, movl, leal, ...
  - How instructions are encoded as bytes


### **Layer of Abstraction**

- Above: how to program machine
  - Processor executes instructions in a sequence
- Below: what needs to be built
  - Use variety of tricks to make it run fast
  - E.g., execute multiple
- -2- instructions simultaneously



CS:APP

# **Y86 Processor State**



- Program Registers
  - Same 8 as with IA32. Each 32 bits
- Condition Codes
  - Single-bit flags set by arithmetic or logical instructions
    - » OF: Overflow ZF: Zero SF:Negative
- Program Counter
  - Indicates address of instruction
- Memory
  - Byte-addressable storage array
  - Words stored in little-endian byte order

# **Y86 Instructions**

### Format

- 1--6 bytes of information read from memory
  - Can determine instruction length from first byte
  - Not as many instruction types, and simpler encoding than with IA32
- Each accesses and modifies some part(s) of the program state

# **Encoding Registers**

### Each register has 4-bit ID

%eax	0	%esi	6
%ecx	1	%edi	7
%edx	2	%esp	4
%ebx	3	%ebp	5


Same encoding as in IA32

**Register ID 8 indicates "no register"** 

Will use this in our hardware design in multiple places


# **Instruction Example**

## **Addition Instruction**




- Add value in register rA to that in register rB
  - Store result in register rB
  - Note that Y86 only allows addition to be applied to register data
- Set condition codes based on result
- e.g., addl %eax, %esi Encoding: 60 06
- Two-byte encoding
  - First indicates instruction type
  - Second gives source and destination registers

# **Arithmetic and Logical Operations**




### And



- Refer to generically as "OP1"
- Encodings differ only by "function code"
  - Low-order 4 bytes in first instruction word
- Set condition codes as side effect

# **Move Operations**



Give different names to keep them distinct

## **Move Instruction Examples**

IA32	Y86	Encoding
movl \$0xabcd, %edx	irmovl \$0xabcd, %edx	30 82 cd ab 00 00
movl %esp, %ebx	rrmovl %esp, %ebx	20 43
<pre>movl -12(%ebp),%ecx</pre>	<pre>mrmovl -12(%ebp),%ecx</pre>	50 15 f4 ff ff ff
<pre>movl %esi,0x41c(%esp)</pre>	<pre>rmmovl %esi,0x41c(%esp)</pre>	40 64 1c 04 00 00

movl \$0xabcd, (%eax)	—
<pre>movl %eax, 12(%eax,%edx)</pre>	—
<pre>movl (%ebp,%eax,4),%ecx</pre>	—

# **Jump Instructions**

### **Jump Unconditionally**

jmp <b>Dest</b>	7 0	Dest				
Jump When L	Jump When Less or Equal					
jle <b>Dest</b>	7 1	Dest				
Jump When L	.ess					
j1 Dest	7 2	Dest	]			
Jump When E	qual					
je <b>Dest</b>	7 3	Dest				
Jump When N	lot Equ	lal	_			
jne <b>Dest</b>	7 4	Dest				
Jump When G	areater	or Equal	_			
jge <b>Dest</b>	7 5	Dest				
Jump When Greater						
jg <b>Dest</b>	7 6	Dest				

- Refer to generically as "jXX"
- Encodings differ only by "function code"
- Based on values of condition codes
- Same as IA32 counterparts
- Encode full destination address
  - Unlike PC-relative addressing seen in IA32


- 10 -

# **Y86 Program Stack**

Stack "Bottom" Increasing **Addresses** %esp Stack "Top"


- Region of memory holding program data
- Used in Y86 (and IA32) for supporting procedure calls
- Stack top indicated by %esp
  - Address of top stack element
- Stack grows toward lower addresses
  - Top element is at highest address in the stack
  - When pushing, must first decrement stack pointer
  - When popping, increment stack pointer


# **Stack Operations**



- Read word from memory at %esp
- Save in rA
- Increment %esp by 4
- Like IA32

# **Subroutine Call and Return**





## **Miscellaneous Instructions**

nop	0 0	
Dor	n't do anything	g

halt	1 0

- Stop executing instructions
- IA32 has comparable instruction, but can't execute it in user mode
- We will use it to stop the simulator

## Writing Y86 Code

## Try to Use C Compiler as Much as Possible

- Write code in C
- Compile for IA32 with gcc -S
- Transliterate into Y86

### **Coding Example**

### Find number of elements in null-terminated list

int len1(int a[]);

$$a \rightarrow 5043$$

$$6125 \Rightarrow 3$$

$$7395$$

$$0$$

# **Y86 Code Generation Example**

### **First Try**

Write typical array code

```
/* Find number of elements in
    null-terminated list */
int len1(int a[])
{
    int len;
    for (len = 0; a[len]; len++)
        ;
    return len;
}
```

### Problem

- Hard to do array indexing on Y86
  - Since don't have scaled addressing modes

#### L18:

incl %eax *cmpl \$0,(%edx,%eax,4)* jne L18

■ Compile with gcc -02 -S

# **Y86 Code Generation Example #2**

### **Second Try**

Write with pointer code

Result

Don't need to do indexed addressing

```
/* Find number of elements in
    null-terminated list */
int len2(int a[])
{
    int len = 0;
    while (*a++)
        len++;
    return len;
}
```

```
L24:

movl (%edx),%eax

incl %ecx

L26:

addl $4,%edx

testl %eax,%eax

jne L24
```

■ Compile with gcc -02 -S

## **Y86 Code Generation Example #3**

### IA32 Code

Setup

# len2: pushl %ebp xorl %ecx,%ecx movl %esp,%ebp movl 8(%ebp),%edx movl (%edx),%eax jmp L26

### Y86 Code

Setup

len2:		
pushl %ebp	#	Save %ebp
<pre>xorl %ecx,%ecx</pre>	#	len = 0
<pre>rrmovl %esp,%ebp</pre>	#	Set frame
mrmovl 8(%ebp),%edx	#	Get a
<pre>mrmovl (%edx),%eax</pre>	#	Get *a
jmp L26	#	Goto entry

## **Y86 Code Generation Example #4**

### IA32 Code

Loop + Finish

### Y86 Code

Loop + Finish

L24:	
movl	(%edx),%eax
incl	°ecx
L26:	
addl	\$4,%edx
testl	. %eax,%eax
jne I	L24
movl	%ebp,%esp
movl	%ecx,%eax
popl	%ebp
ret	

L24:		
<pre>mrmovl (%edx),%eax</pre>	#	Get *a
irmovl \$1,%esi		
addl %esi,%ecx	#	len++
L26:	#	Entry:
irmovl \$4,%esi		
addl %esi,%edx	#	a++
andl %eax,%eax	#	*a == 0?
jne L24	#	NoLoop
<pre>rrmovl %ebp,%esp</pre>	#	Pop
<pre>rrmovl %ecx,%eax</pre>	#	Rtn len
popl %ebp		
ret		

# **Y86 Program Structure**

```
irmovl Stack,%esp # Set up stack
  rrmovl %esp,%ebp
  irmovl List,%edx
  pushl %edx
  call len2
  halt
.align 4
List:
   .long 5043
   .long 6125
   .long 7395
   .long 0
# Function
len2:
   . . .
# Allocate space for stack
.pos 0x100
Stack:
```

```
# Set up frame
# Push argument
# Call Function
# Halt
# List of elements
```

- Program starts at address 0
- Must set up stack
  - Make sure don't overwrite code!
- Must initialize data
- Can use symbolic names

## **Assembling Y86 Program**

### unix> yas eg.ys

- Generates "object code" file eg.yo
  - Actually looks like disassembler output

0x000: 308400010 0x006: 2045	000   irmovl Stack,%esp   rrmovl %esp,%ebp	<pre># Set up stack # Set up frame</pre>
<b>0x008: 308218000</b>	000   irmovl List,%edx	_
0x00e: a028	pushl %edx	<pre># Push argument</pre>
0x010: 802800000	0   call len2	# Call Function
<b>0x015: 10</b>	halt	# Halt
<b>0x018:</b>	.align 4	
<b>0x018</b> :	List:	# List of elements
0x018: b3130000	.long 5043	
0x01c: ed170000	.long 6125	
0x020: e31c0000	.long 7395	
0x024: 0000000	.long 0	

# **Simulating Y86 Program**

### unix> yis eg.yo

### Instruction set simulator

- Computes effect of each instruction on processor state
- Prints changes in state from original

Stopped in	41 steps at	$PC = 0 \times 16.$	Exception 'HLT',	CC Z=1 S=0 O=0
Changes to	registers:			
%eax:		0x00000000	0x0000003	
%ecx:		0x00000000	0x0000003	
%edx:		0x00000000	0x0000028	
%esp:		<b>0x0000000</b>	0x00000fc	
%ebp:		0x00000000	<b>0x0000100</b>	
%esi:		0x00000000	0x0000004	
Changes to	memory:			
<b>0x00f4</b> :		0x00000000	<b>0x0000100</b>	
<b>0x00f8:</b>		0x00000000	<b>0x0000015</b>	
0x00fc:		0x0000000	0x0000018	

# **CISC Instruction Sets**

- Complex Instruction Set Computer
- Dominant style through mid-80's

### **Stack-oriented instruction set**

- Use stack to pass arguments, save program counter
- Explicit push and pop instructions

### Arithmetic instructions can access memory

- addl %eax, 12(%ebx,%ecx,4)
  - requires memory read and write
  - Complex address calculation

### **Condition codes**

Set as side effect of arithmetic and logical instructions

### Philosophy

Add instructions to perform "typical" programming tasks - 23 - CS:APP

## **RISC Instruction Sets**

- Reduced Instruction Set Computer
- Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)

### Fewer, simpler instructions

- Might take more to get given task done
- Can execute them with small and fast hardware

### **Register-oriented instruction set**

- Many more (typically 32) registers
- Use for arguments, return pointer, temporaries


### Only load and store instructions can access memory

Similar to Y86 mrmovl and rmmovl

### **No Condition codes**

Test instructions return 0/1 in register

## **MIPS Registers**



**Constant 0 Reserved Temp.** 

**Return Values** 

**Procedure arguments** 

**Caller Save Temporaries:** May be overwritten by called procedures

\$16	\$s0	
\$17	\$s1	
\$18	\$s2	Callee Save
\$19	\$s3	Temporaries:
\$20	\$s4	May not be
\$21	\$s5	overwritten by called procedures
\$22	\$s6	
\$23	\$s7	
\$24	\$t8	Caller Save Temp
\$25	\$t9	
\$26	\$k0	Reserved for
\$27	\$k1	Operating Sys
\$28	\$gp	Global Pointer
\$29	\$sp	Stack Pointer
\$30	\$s8	Callee Save Temp
\$31	\$ra	Return Address

## **MIPS Instruction Examples**

- 26

R-R						
Op	Ra	Rb	Rd	00000	Fn	
addu \$3,\$2,\$1						
Op	Ra	Rb	Immediate			
addu \$3	,\$2, 3145	# Im	<b># Immediate add: \$3 = \$2+3145</b>			
sll \$3,\$2,2		# Sh	# Shift left: \$3 = \$2 << 2			
Branch						
Op	Ra	Rb	Offset			
beq \$3,\$2,dest		# B1	# Branch when $\$3 = \$2$			
Load/Store						
Op	Ra	Rb	Offset			
lw \$3,16(\$2)		# Lo	# Load Word: \$3 = M[\$2+16]			
sw \$3,16(\$2)		# St	<b># Store Word: M[\$2+16] = \$3</b> CS:AF			

# **CISC vs. RISC**

### **Original Debate**

- Strong opinions!
- CISC proponents---easy for compiler, fewer code bytes
- RISC proponents---better for optimizing compilers, can make run fast with simple chip design

### **Current Status**

- For desktop processors, choice of ISA not a technical issue
  - With enough hardware, can make anything run fast
  - Code compatibility more important
- For embedded processors, RISC makes sense
  - Smaller, cheaper, less power

# Summary

### **Y86 Instruction Set Architecture**

- Similar state and instructions as IA32
- Simpler encodings
- Somewhere between CISC and RISC

### How Important is ISA Design?

- Less now than before
  - With enough hardware, can make almost anything go fast
- Intel is moving away from IA32
  - Does not allow enough parallel execution
  - Introduced IA64
    - » 64-bit word sizes (overcome address space limitations)
    - » Radically different style of instruction set with explicit parallelism
    - » Requires sophisticated compilers